Parallel Decoder for Low Density Parity Check Codes: A MPSoC Study

Forskningsoutput: Kapitel i bok/konferenshandlingKonferensbidragVetenskapligPeer review

Sammanfattning

The near channel performance of Low Density Parity Check Codes (LDPC) has motivated its wide applications. Itera- tive decoding of LDPC codes provides significant implementation challenges as the complexity grows with the code size. Recent trends in integrating Multiprocessor System on Chip (MPSoC) with Network on Chip (NoC) gives a modular platform for parallel implementation. This paper presents an implementation platform for decoding LDPC codes based on HeMPS, an open source MPSoC framework based on NoC communication fabric. Reduced minimum sum algorithm is used for decoding LDPC codes and simulations are performed using HeMPS tool. The data rate and speedup factor measured for decoding a rate 1/2 LDPC code characterised by 252 × 504 parity matrix is presented.
OriginalspråkOdefinierat/okänt
Titel på gästpublikationHigh Performance Computing and Simulation (HPCS), 2013 International Conference on
RedaktörerWW Smari, V Zeljkovic
FörlagIEEE
Sidor202–206
ISBN (tryckt)978-1-4799-0836-3
DOI
StatusPublicerad - 2013
MoE-publikationstypA4 Artikel i en konferenspublikation
EvenemangInternational Conference on High Performance Computing and Simulation (HPCS) - International Conference on High Performance Computing and Simulation (HPCS), 2013
Varaktighet: 1 jul 20135 jul 2013

Konferens

KonferensInternational Conference on High Performance Computing and Simulation (HPCS)
Period01/07/1305/07/13

Citera det här