Memory Analysis of Low Power MPEG-4 Decoder Architecture

Andreas Dahlin; Johan Ersfolk; Haitham Habli; Johan Lilius

doi:10.1109/ICESS.2009.85

Memory Analysis of Low Power MPEG-4 Decoder Architecture

Andreas Dahlin, Johan Ersfolk, Haitham Habli, Johan Lilius

Tutkimustuotos: Artikkeli kirjassa/raportissa/konferenssijulkaisussa › Konferenssiartikkeli › Tieteellinen › vertaisarvioitu

4 Sitaatiot (Scopus)

Abstrakti

Recent research has shown that in mobile devices, energy efficiency of the total system does not scale at the same pace with the energy efficiency of the silicon. The reason has been attributed to overheads in software, and in the context of multi-media codecs a new approach has been proposed. In this approach hardware accelerators are scheduled quasi-statically thus decreasing the interfacing overhead substantially. The validation of the approach has been done by restructuring the open-source Xvid codec software implementation. In this paper we analyse the approach for its memory requirements, and propose some optimisations that will substantially decrease the memory bandwidth of the approach.

Alkuperäiskieli	Ei tiedossa
Otsikko	Embedded Software and Systems, 2009. ICESS '09. International Conference on
Kustantaja	IEEE Computer Society
Sivut	231–237
Sivumäärä	7
ISBN (painettu)	978-1-4244-4359-8
DOI - pysyväislinkit	https://doi.org/10.1109/ICESS.2009.85
Tila	Julkaistu - 2009
OKM-julkaisutyyppi	A4 Artikkeli konferenssijulkaisuussa
Tapahtuma	conference; 2009-05-25; 2009-05-27 - 6th IEEE International Conference on Embedded Systems and Software, ICESS'09 Kesto: 25 toukok. 2009 → 27 toukok. 2009

Konferenssi

Konferenssi	conference; 2009-05-25; 2009-05-27
Ajanjakso	25/05/09 → 27/05/09

Pääsy asiakirjaan

10.1109/ICESS.2009.85

Viittausmuodot

@inproceedings{25eb6b2bd349439bbf955980690ffa55,

title = "Memory Analysis of Low Power MPEG-4 Decoder Architecture",

abstract = "Recent research has shown that in mobile devices, energy efficiency of the total system does not scale at the same pace with the energy efficiency of the silicon. The reason has been attributed to overheads in software, and in the context of multi-media codecs a new approach has been proposed. In this approach hardware accelerators are scheduled quasi-statically thus decreasing the interfacing overhead substantially. The validation of the approach has been done by restructuring the open-source Xvid codec software implementation. In this paper we analyse the approach for its memory requirements, and propose some optimisations that will substantially decrease the memory bandwidth of the approach.",

author = "Andreas Dahlin and Johan Ersfolk and Haitham Habli and Johan Lilius",

year = "2009",

doi = "10.1109/ICESS.2009.85",

language = "Odefinierat/ok{\"a}nt",

isbn = "978-1-4244-4359-8",

pages = "231–237",

booktitle = "Embedded Software and Systems, 2009. ICESS '09. International Conference on",

publisher = "IEEE Computer Society",

note = "conference; 2009-05-25; 2009-05-27 ; Conference date: 25-05-2009 Through 27-05-2009",

}

TY - GEN

T1 - Memory Analysis of Low Power MPEG-4 Decoder Architecture

AU - Dahlin, Andreas

AU - Ersfolk, Johan

AU - Habli, Haitham

AU - Lilius, Johan

PY - 2009

Y1 - 2009

N2 - Recent research has shown that in mobile devices, energy efficiency of the total system does not scale at the same pace with the energy efficiency of the silicon. The reason has been attributed to overheads in software, and in the context of multi-media codecs a new approach has been proposed. In this approach hardware accelerators are scheduled quasi-statically thus decreasing the interfacing overhead substantially. The validation of the approach has been done by restructuring the open-source Xvid codec software implementation. In this paper we analyse the approach for its memory requirements, and propose some optimisations that will substantially decrease the memory bandwidth of the approach.

AB - Recent research has shown that in mobile devices, energy efficiency of the total system does not scale at the same pace with the energy efficiency of the silicon. The reason has been attributed to overheads in software, and in the context of multi-media codecs a new approach has been proposed. In this approach hardware accelerators are scheduled quasi-statically thus decreasing the interfacing overhead substantially. The validation of the approach has been done by restructuring the open-source Xvid codec software implementation. In this paper we analyse the approach for its memory requirements, and propose some optimisations that will substantially decrease the memory bandwidth of the approach.

U2 - 10.1109/ICESS.2009.85

DO - 10.1109/ICESS.2009.85

M3 - Publicerad konferensartikel

SN - 978-1-4244-4359-8

SP - 231

EP - 237

BT - Embedded Software and Systems, 2009. ICESS '09. International Conference on

PB - IEEE Computer Society

T2 - conference; 2009-05-25; 2009-05-27

Y2 - 25 May 2009 through 27 May 2009

ER -