Exploring Energy Efficiency Model Generalization on Multicore Embedded Platforms

A4 Konferenspublikationer


Interna författare/redaktörer


Publikationens författare: Hergys Rexha, Sébastien Lafond
Publiceringsår: 2018
Förläggare: IEEE
Moderpublikationens namn: 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)
Tidskriftsakronym: EUROMICRO WORKSHOP P
Artikelns första sida, sidnummer: 494
Artikelns sista sida, sidnummer: 498
Antal sidor: 5
ISBN: 978-1-5386-4976-3
eISBN: 978-1-5386-4975-6


Abstrakt

In this paper we investigate the relation between energy efficiency model and workload type executed in modern embedded architectures. From the energy efficiency model obtained in our previous work we select a few configuration points to verify that the prediction in terms of relative energy efficiency is maintained through different workload scenarios. A configuration point is defined as a set of platform tunable metrics, such as DVFS point, DPM level and utilization rate. As workloads, we use a combination of synthetic generators and real world applications from the embedded domain. In our experiments we use two different architectures for testing the model generality, which provide examples of real systems. First we have a comparison of the efficiency obtained by the two architecturally different chips (ARM and INTEL) in different configuration points and different workload scenarios. Second we try to explain the different results through the thermal management done by the two different chips. At the end we show that only in the case of workloads highly composed by integer instructions the results from the two architectures converge and show the need for a specific model trained with integer operations.


Dokument


Senast uppdaterad 2020-27-01 vid 02:23